CMPEN 331 – Computer Organization and Design, Exam 1 Review Questions

	A.	True or False. 17 points, 1 each. Circle T or F.
Т	F	1. The MIPS architecture has only 32 registers.
Т	F	2. The MIPS add instruction operates on register values as if they were signed integers in 2's complement format.
Т	F	3. The MIPS procedure call conventions require the first five arguments to be placed in registers \$a0 \$a1, \$a2, \$a3, \$a4, and any remaining arguments to be placed on the stack.
Т	F	4. The acronym ISA is short for Instruction Set Architecture.
Т	F	5. The acronym PC is short for Program Counter.

B. For the MIPS R-format instructions, what are the field names, and how many bits do they contain?

	N	ame _						
								,
								J
	op, r	s, r	t, rd, sh	amt, funct				
	_			·				
	6, 5, 5,	5, 5, 6						
C.	_			lly one of A, B, C				
	1.	ine .	spe	cifies the operation	on to be perform	iea.		
			A. source	operand reference	e B. c	pcode		
				struction reference		rocessor registe		
	2.	A(n)	ex	presses operation	s in a concise al	gebraic form usi	ng variables.	
			A. opcode		B. high-leve	l language		
				e language	_			
	3.		instruc	tions provide com	putational capa	bilities for proce	essing number da	ita.
			A. Booleai	า	B. Logic			
			C. Memor		D. Arithmet	ic		
	4.	Whic	h of the folloy	wing is a true state	ement?			
				edure can be calle				
			•	edure call can app	•		n no ano no	
			C. each p D. all of t	rocedure call is m	atched by a retu	irn in the called	program	
			D. anore	ne above				
	5.		-	arameters, includi	_	ss, which is store	ed for a procedu	re
		invoc	ation is referr	ed to as a	·			
			A. branch		B. stack fra	me		
			C. pop		D. push			
D	Drossia	a tha t	ma aggamah1	language instruction	on and himar-	anragantation of	Singtruction doses	ribad br. 41-
υ .			pe, assembly PS fields: (5 p	language instructi points)	on, and binary r	epresentation of	mstruction desc	noed by the
		_	\ I	2, rd = 3 , shamt =	0, funct = 34			

E. Computer A has an overall CPI of 1.3 and can be run at a clock rate of 600MHz. Computer B has a CPI of 2.5 and can be run at a clock rate of 750 Mhz. We have a particular program we wish to run. When compiled for computer A, this program has exactly 100,000 instructions. How many instructions would the program need to have when compiled for Computer B, in order for the two computers to have exactly the same execution time for this program? (6 points)

Name	

F. Assume the following register contents:

$$t0 = 0xAAAAAAAA, t1 = 0x12345678$$

i. For the register values shown above, what is the value of \$t2 for the following sequence of instructions? (4 points)

G. Short answer.

write one MIPS assembler instruction; avoid pseudoinstructions. Underline the part of the instruction that indicates the addressing mode that you are illustrating.

The intent was, one complete instruction, not just the name of an instruction. The addressing mode refers to the operands, but we gave credit to underlined instruction names that were of the correct variety.

i. Give an example of an instruction that uses PC-Relative Addressing.

- ii. Give an example of an instruction that uses Register Addressing.
- iii. Which instruction should be used to load a single byte from memory to a register? (name of the instruction is sufficient)
- H. Using 32-bit IEEE 754 single precision floating point with one (1) sign bit, eight (8) exponent bits and twenty three (23) mantissa bits, show the representation of -11/16 (-0.6875).
- I. What decimal number does the bit pattern 0X0C000000 represent if it is a floating point number? Use the IEEE 754 standard single precision format.

Name	 	 	
<u>Solution</u>			

False. There are 32 general registers, plus PC, HI, LO, and some others we haven't discussed yet, such as the floating-point registers in Coprocessor 1, and the interrupt-related registers in Coprocessor 0.

T F 2. The MIPS add instruction operates on register values as if they were signed integers in 2's

T F 3. The MIPS procedure call conventions require the first five arguments to be placed in registers \$a0,

\$a1, \$a2, \$a3, \$a4, and any remaining arguments to be placed on the stack.

False. Only four. The first argument must go into \$a0,

T F 4. The acronym ISA is short for Instruction Set Architecture.

T F 5. The acronym PC is short for Program Counter.

A. True or False. 17 points, 1 each. Circle T or F.

T F 1. The MIPS architecture has only 32 registers.

complement format.

True.

True.

True.

Name					
B. For the MIPS R-forma	t instructions, what are	the field name	s, and how many	bits do they cont	tain?
l	-				
op, rs, rt, rd,	shamt, funct				
6, 5, 5, 5, 5, 6	·				
3, 2, 3, 3, 2, 3					
C. Multiple choice. Circ					
1. THE	_ specifies the operatio	ii to be periori	neu.		
	urce operand reference				
C. ne.	xt instruction reference	D.	processor registe	er	
	expresses operation	s in a concise a	lgebraic form usi	ng variables.	
A. op		B. high-lev	el language		
C. ma B	achine language	D. register			
3 ins	structions provide com	outational capa	bilities for proce	ssing number dat	a.
A. Bo		B. Logic			
C. Me D	emory	D. Arithme	tic		
4. Which of the	following is a true state	ment?			
E. a	procedure can be called	d from more th	an one location		
F. a	procedure call can app	ear in a proced	ure		
	ach procedure call is ma Il of the above	atched by a ret	urn in the called _l	program	
H. al <mark>D</mark>	ii oi tile above				
5. The entire set	of parameters, including	ng return addre	ess, which is store	ed for a procedure	e
invocation is r	referred to as a	·			
A. bra	anch	B. stack fra	me		
C. po	р	D. push			
В					

D. Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields: (5 points) op = 0, rs = 3, rt = 2, rd = 3, shamt = 0, funct = 34

Name

```
r-type,

rs = $v1, rt = $v0 -> sub $v1, $v1, $v0

0x00621822

000000 00011 00010 00011 00000 100010
```

E. Computer A has an overall CPI of 1.3 and can be run at a clock rate of 600MHz. Computer B has a CPI of 2.5 and can be run at a clock rate of 750 Mhz. We have a particular program we wish to run. When compiled for computer A, this program has exactly 100,000 instructions. How many instructions would the program need to have when compiled for Computer B, in order for the two computers to have exactly the same execution time for this program? (6 points)

```
(CPUTime)_{A} = (Instruction count)_{A} * (CPI)_{A} * (Clock cycle Time)_{A}
= (100,000)*(1.3)/(600*10^{6}) \text{ ns}
(CPUTime)_{B} = (Instruction count)_{B} * (CPI)_{B} * (Clock cycle Time)_{B}
= (I)_{B} * (2.5)/(750*10^{6}) \text{ ns}
Since (CPUTime)_{A} = (CPUTime)_{B},
we have to solve for (I)_{B} and get 65000
```

F. Assume the following register contents:

$$t0 = 0xAAAAAAAAA, t1 = 0x12345678$$

ii. For the register values shown above, what is the value of \$t2 for the following sequence of instructions? (4 points)

```
sll $t2, $t0, 4
  or $t2, $t2, $t1
  $t0
       = 0xAAAAAAAA
  $t0
       $t2
       = sll $t0 by 4 = 0xAAAAAAA
       = 1010 1010 1010 1010 1010 1010 1010 0000
  or $t2, $t1
  $t2
       = 1010 1010 1010 1010 1010 1010 1010 0000
  $t1
       =0001 0010 0011 0100 0101 0110 0111 1000
       new $t2
       = 0xBABEFEF8
```

Name

G. Short answer.

write one MIPS assembler instruction; avoid pseudoinstructions. Underline the part of the instruction that indicates the addressing mode that you are illustrating.

The intent was, one complete instruction, not just the name of an instruction. The addressing mode refers to the operands, but we gave credit to underlined instruction names that were of the correct variety.

iv. Give an example of an instruction that uses PC-Relative Addressing.

Jump is not correct example

v. Give an example of an instruction that uses Register Addressing.

In general, any R-format instruction (all three operands) or I-format instruction (two operands).

vi. Which instruction should be used to load a single byte from memory to a register? (name of the instruction is sufficient)

lb, or lbu

H. Using 32-bit IEEE 754 single precision floating point with one (1) sign bit, eight (8) exponent bits and twenty three (23) mantissa bits, show the representation of -11/16 (-0.6875).

The representation of 0.6875 is:

I. What decimal number does the bit pattern 0X0C000000 represent if it is a floating-point number? Use the IEEE 754 standard single precision format.

sign is positive

exp = 0X18 = 24 - 127 = -103

there is a hidden 1

mantissa = 0

 $answer = 1.0 \times 2^{-103}$

Some reminders about MIPS instructions, derived from P&H COD and the MARS help information. The first column is the op value, the second is the funct value if needed; both are in decimal. None of these are pseudoinstructions.

0	32	add	\$t1, \$t2, \$t3
8		addi	\$t1, \$t2, -100
9		addiu	\$t1, \$t2, -100
0	33	addu	\$t1, \$t2, \$t3
0	34	sub	\$t1, \$t2, \$t3
0	35	subu	\$t1, \$t2, \$t3
28	2	mul	\$t1, \$t2, \$t3
0	24	mult	\$t1, \$t2
0	25	multu	\$t1, \$t2
0	26	div	\$t1, \$t2
0	27	divu	\$t1, \$t2
0	36	and	\$t1, \$t2, \$t3
12		andi	\$t1, \$t2, 100
0	39	nor	\$t1, \$t2, \$t3
0	37	or	\$t1, \$t2, \$t3
13		ori	\$t1, \$t2, 100
0	38	xor	\$t1, \$t2, \$t3
14		xori	\$t1, \$t2, 100
0	0	sll	\$t1, \$t2, 10
0	3	sra	\$t1, \$t2, 10
0	2	srl	\$t1, \$t2, 10
32		lb	\$t1, -100(\$t2)
36		lbu	\$t1, -100(\$t2)
33		lh	\$t1, -100(\$t2)
37		lhu	\$t1, -100(\$t2)
15		lui	\$t1, 100
35		lw	\$t1, -100(\$t2)
40		sb	\$t1, -100(\$t2)
41		sh	\$t1, -100(\$t2)
43		SW	\$t1, -100(\$t2)
0	42	slt	\$t1, \$t2, \$t3
10		slti	\$t1, \$t2, -100
11		sltiu	\$t1, \$t2, -100
0	43	sltu	\$t1, \$t2, \$t3
4		beq	\$t1, \$t2, label
5		bne	\$t1, \$t2, label
2		j	target
3		jal	target
0	8	jr	\$t1

	r
Memory addresses	Segment
0x7ffffffc	Stack
↓	
\$fp	Stack frame
\$sp	Stack top
	open
•	Dynamic Data
\$gp 0x10000000	Static Data
0x0ffffffc	
\$pc	Text
0x00400000	
0x003ffffc	
	Reserved
0x0000000	

Predetermined (word) address boundaries are indicated.

The boundary between Dynamic Data and Static Data is fixed, but its location depends on the program.

 $gp\ is\ set\ to\ 0x10008000$, and does not change.

\$pc is initialized to 0×00400000 .

Register Name	Register Number	Usage
\$zero	0	Constant 0
\$at	1	Reserved for assembler
\$v0, \$v1	2, 3	Function return values
\$a0 - \$a3	4 – 7	Function argument values
\$t0 - \$t7	8 – 15	Temporary (caller saved)
\$s0 - \$s7	16 – 23	Temporary (callee saved)
\$t8, \$t9	24, 25	Temporary (caller saved)
\$k0, \$k1	26, 27	Reserved for OS Kernel
\$gp	28	Pointer to Global Area
\$sp	29	Stack Pointer
\$fp	30	Frame Pointer
\$ra	31	Return Address